• Home
  • Members
  • News
  • About
  • Contact us
  • IBN Cluster
Language
  • lang English
  • lang Nederlands
VRIVRI
  • Home
  • Members
  • News
  • About
  • Contact us
  • IBN Cluster

Imec and sureCore collaborate on SRAM Design IP

28 March 2015 Press articles No Comments

sureCore Ltd., the low power SRAM IP company and nanoelectronics R&D center imec today announced that they are collaborating on low-power SRAM IP. The collaboration includes the licensing of a set of imec SRAM design IP to sureCore to expand sureCore’s IP portfolio and a participation in sureCore. Moreover, sureCore will establish a branch in Leuven to tap into the design ecosystem around imec. The Leuven-based sureCore team will consist of highly experienced designers who built up their expertise at imec and who will be instrumental in the collaboration between sureCore and imec.

“This collaboration is strategically very significant for us,” explained Paul Wells, sureCore’s CEO. “This will enable expertise to be pooled and shared to drive forward the development of low power SRAM IP solutions. Imec has world renowned silicon process expertise and an extensive IP portfolio that we will access.”
“We are convinced of the effectiveness of sureCore’s SRAM IP technology to solve the power issues of next generation wearable electronics and Internet of Things (IoT) applications where extending battery life is crucial. It is also valuable in the networking space where power and heat dissipation are critical considerations,” added Ludo Deferm, Executive Vice President Corporate, Business and Public Affairs at imec. “By licensing a number of our ultra-low power design technology patents to sureCore, we aim at supporting sureCore to further improve the power efficiency of their SRAM IP blocks.”

Guillaume d’Eyssautier, sureCore’s Chairman, commented, “sureCore has identified the window of opportunity for SRAM IP that offers compelling lower power performance of more than 50% savings. This is caused by the discontinuity in Moore’s Law that means that 1 million transistors will cost more and consume more power at 20nm than at 28nm. As a result, for many applications, 40/28nm bulk CMOS as well as 28nm FDSOI, will be cost effective for a long time, and being able to cut power consumption with better SRAM IP will make a significant commercial difference. We have run a successful 28nm test chip in March last year that delivered more than 50% power savings versus industry-standard SRAMs.”

About sureCore
sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for next generation silicon process technologies. Its world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes.
www.sure-core.com

Tags: imec
No Comments
Share
0

You also might be interested in

Imec introduces self-assembled monomolecular organic films to seal ultra-porous low- k materials

Jul 15, 2015

Nano-electronics research center imec announced today at SEMICON West that it has demonstrated concept and feasibility for pore-sealing low-k dielectrics in advanced interconnects. The method, based on the self-assembly of an organic monolayer, paves the way to scaling interconnects beyond N5.

Fujifilm and imec demonstrate full-color organic light-emitting diodes with photoresist technology for organic semiconductors

Jun 3, 2015

FUJIFILM Corporation (President: Shigehiro Nakajima) (hereafter, “Fujifilm”) and nano-electronics research institute, imec (CEO: Luc Van den hove), have demonstrated full-color organic light-emitting diodes (OLED)*1 by using their jointly-developed photoresist technology*2 for organic semiconductors, a technology that enables submicron*3patterning. This breakthrough result paves the way to producing high-resolution and large organic Electroluminescent (EL) displays and establishing cost-competitive manufacturing methods.

Besi and Imec Present High-Accuracy Narrow-Pitch Bonding of 3D ICs using Thermocompression

Jul 14, 2015

Today, at SEMICON WEST 2015 (San Francisco), world-leading nano-electronics research center imec and Besi, a global equipment supplier for the semiconductor and electronics industries announced that they have jointly developed an automated thermocompression solution for narrow-pitch die-to-wafer bonding, a method by which singulated dies are stacked onto bottom dies which are still part of a fully intact 300mm wafer. The solution features high accuracy and high throughput, paving the way to a manufacturable 2.5D, 3D, and 2.5D/3D hybrid technology.

Leave a Reply Cancel Reply

Categories

  • News (30)
  • Press articles (52)
  • Uncategorized (1)

Recent newsletters

2021 - 1
2020 - 4
2020 - 3

> View all newsletters

Upcoming events

Sorry, there are no upcoming events at this moment.

Recent posts

  • Subscribe to our newsletter
  • Webinar ‘ReThinking NewSpace’: connecting up- to downstream with EO innovation
  • Seminar space economy & job fair (Dutch)

CONTACT

Flemish Space Industry
Berkenrodelei 33, 2660 Hoboken
btw BE 0455.534.170

Tel. +32 477 22 88 67
Fax +32 16 20 06 21
contact@vri.vlaanderen

Projects are supported by the FIT

READ MORE ABOUT

antwerpspace antwerp space ghent university imec newtec OIP Systems vito von Karman Institute xenics
Visit the Flanders Space website

STAY INFORMED

Like and follow us on LinkedIn.

SIGN UP FOR OUR NEWSLETTER

 
 
 
 

© 2023 VRI

Prev Next