• Home
  • Members
  • News
  • About
  • Contact us
  • IBN Cluster
Language
  • lang English
  • lang Nederlands
VRIVRI
  • Home
  • Members
  • News
  • About
  • Contact us
  • IBN Cluster

Imec and SPTS Technologies, an Orbotech Company, Collaborate on Critical Processes for 3D IC Wafer Stacking

14 July 2015 Press articles No Comments

Nano-electronics research center imec and SPTS Technologies, an Orbotech company (NASDAQ: ORBK)  and supplier of advanced wafer processing solutions for the global semiconductor and related industries,  announced today at SEMICON West that they are jointly developing a highly accurate, short cycle-time dry silicon removal and low temperature passivation solution for through-silicon via-middle processing and thinning of the top-wafer in wafer-to-wafer bonding.

Wafer backside processing is critical for 3D-IC wafer stacking. Today, through-silicon vias (TSV) formed using ‘via-middle’ processing, are typically exposed from the backside of 300mm device wafers by a combination of mechanical grinding and wet or dry etch processes. Dielectric layers are then deposited by plasma enhanced chemical vapour deposition (PECVD) to passivate and mechanically support the exposed TSVs prior to bump/RDL (redistribution) formation, followed by chip-to-wafer or wafer-to-wafer bonding.

To develop an industrially viable 3D-IC technology, the via reveal process requires a shorter cycle time etching process. Additionally, due to accumulating non-uniformities coming from the TSV frontside etching, bonding and grinding processes, variations of a few microns may occur in residual silicon thickness above the via tips. Therefore, a highly selective process to thin TSV liners and smooth post-etch surfaces is essential to achieve the necessary precision and control within wafer uniformity.

Imec and SPTS are developing a dry etching solution that features in-situ end-point detection. This enables controlled and very precise processing. The process achieves the required TSV height while avoiding lengthy and multiple rework steps thus minimizing the overall cost per wafer. Our first results demonstrate that 1,57µm nail height can be controlled within 300nm range (see image below).

To follow the via reveal etch step, imec and SPTS will also work on PECVD dielectric passivation  stacks, with SiO and SiN layers deposited at temperatures below 200°C.  Films will be engineered to optimise device electrical performance and stress-managed to minimize warpage of the thin die after debonding.

The collaboration will use SPTS’s Versalis fxP system, a single-wafer cluster platform carrying both etch and dielectric deposition modules to be installed into imec’s 300mm packaging line in Q32015.

“Equipment suppliers are key in developing an integrated solution for the challenges of scaling technology into advanced nodes,” said An Steegen, senior vice president process technology at imec.

“The collaboration with SPTS confirms imec’s direction to accelerate innovation for all our partners by closely interacting with suppliers at an early stage of development.”

“Imec plays a critical role in the long term development of the entire semiconductor value chain, from front to back-end,” said Kevin Crofton President of SPTS, and Corporate Vice President at Orbotech.  “Their pre-competitive work supports the roadmaps of their core customers.  Their remit dictates that they work with vendors and processes that are enabling for imec and their partners, and to be selected is a huge endorsement of our capabilities. We look forward to the results and milestones that we will achieve together.”

Imec’s research into 3D-IC includes key partners such as GLOBALFOUNDRIES, INTEL, Micron, Panasonic, Samsung, SK Hynix, Sony, and TSMC.

<img src=”http://www2.imec.be/content/user/Image/Pictures_Press_releases/SPTS.jpg” alt=”” width=”500″ height=”156″ />

Visit www2.imec.be to download the press release.

Tags: imec
No Comments
Share
0

You also might be interested in

Imec continues international leadership in photovoltaic research

Sep 18, 2015

At this week’s European PV Solar Energy Conference and Exhibition (EU PVSEC) nano-electronics research center imec will present achievements covering the broad spectrum of imec’s comprehensive photovoltaic-related research. Imec’s scientists and researchers will present its latest results in n-PERT solar cells, perovskite solar cell technology and its emerging PV energy yield prediction modeling.

Imec and Holst Centre Launch Comfortable EEG Headset for Consumer Applications

Aug 24, 2015

Today, imec, the world-leading nanoelectronics research center, Holst Centre (set up by imec and The Netherlands Organization for Applied Scientific Research, TNO), and the Industrial Design Engineering (IDE) faculty of Delft University of Technology (TU Delft), announced the introduction of a new wireless electroencephalogram (EEG) headset that can be worn comfortably and achieves a high-quality EEG signal. The headset enables effective brain-computer interfacing and can monitor emotions and mood in daily life situations using a smartphone application.

Imec Pushes the Boundaries of Gallium Nitride (GaN) Technology

Aug 12, 2015

World-leading nano-electronics research center imec announced today that it is extending its Gallium Nitride-on-Silicon (GaN-on-Si) R&D program, and is now offering joint research on GaN-on-Si 200mm epitaxy and enhancement mode device technology. The extended R&D initiative includes exploration of novel substrates to improve the quality of the epitaxial layers, new isolation modules to increase the level of integration, and the development of advanced vertical devices. Imec welcomes new partners interested in next generation GaN technologies and companies looking for low-volume manufacturing of GaN-on-Si devices to enable the next generation of more efficient and compact power converters.

Leave a Reply Cancel Reply

Categories

  • News (30)
  • Press articles (52)
  • Uncategorized (1)

Recent newsletters

2021 - 1
2020 - 4
2020 - 3

> View all newsletters

Upcoming events

Sorry, there are no upcoming events at this moment.

Recent posts

  • Subscribe to our newsletter
  • Webinar ‘ReThinking NewSpace’: connecting up- to downstream with EO innovation
  • Seminar space economy & job fair (Dutch)

CONTACT

Flemish Space Industry
Berkenrodelei 33, 2660 Hoboken
btw BE 0455.534.170

Tel. +32 477 22 88 67
Fax +32 16 20 06 21
contact@vri.vlaanderen

Projects are supported by the FIT

READ MORE ABOUT

antwerpspace antwerp space ghent university imec newtec OIP Systems vito von Karman Institute xenics
Visit the Flanders Space website

STAY INFORMED

Like and follow us on LinkedIn.

SIGN UP FOR OUR NEWSLETTER

 
 
 
 

© 2023 VRI

Prev Next